# **Syrlinks**







## **REVISION**

Version	<b>Date</b>	uthor	Comments
	21 June 2016	<b>Yves RICHARD</b>	Creation

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.<br>This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic,<br>mec

# **1. INTRODUCTION**

In the frame of the "Low Cost S-band Flexible TTC Transponder for Mini-satellites" GSTP5 project, contract number 4000112589/14/NL/FE, SYRLINKS undertook the development of a breadboard of a Telecommand and Telemetry S-Band transponder. The demonstrator has to address especially the Coherency and the Ranging functions of the transponder.

## **2. BACKGROUND**

The Myriade Evolution program, driven by CNES, the French Space Agency, aims at developing and qualifying a spacecraft platform available for use within the 2015-2025 period. This product line will offer a platform primarily for Earth Observation or scientific applications. In the context of Myriade Evolutions program and in the context of the associated GSTP6 contract driven by ESA, the European Space Agency, SYRLINKS designed and manufactured a Sband transceiver.

# **3. OBJECTIVE OF THE GSTP5 ACTIVITY**

The objective of the GSTP5 activity is to develop and to test a functional breadboard of a low cost S-band transponder, based on Myriade Evolutions and GSTP6 developments. It is proposed within this GSTP5 activity to develop a low cost flexible transponder for mini-satellites with the additional following functionalities:

- Coherency mode
- Ranging channel

Moreover, a second objective of the GSTP5 activity is to implement the following functionalities:

- 10 different selectable Telemetry data rates
- RF transmitted output power up to 5 W
- DcDc converter enhancement to address the 5W of output RF power
- Diplexer filter enhancement to address the 5W of output RF power
- Analysis of the cost/performance of a European GaN MMIC power amplifier versus an American GaN unit
- Discussion about a SRRC filter versus a Butterworth order 7 filter

# **4. WORKS OF THE PROJECT**

The work was organised into the following tasks:

- Task 1 Requirements capture and detailed specification of the unit
- Task 2 Detailed architectural design of the upgraded S-Band Transponder

Task 3 - Implementation of the design

- changes in the breadboard demonstrator
- Task 4 Breadboard test plan and test procedure(s)
- Task 5 Breadboard testing
- Task 6 End Item Data Pack (EIDP) and hardware delivery

The following major reviews were held during the course of this activity:

- Kick-Off (KO)
- Requirement Reviews (RR)
- Critical Design Review (CDR)
- Test Readiness Review (TRR)
- Test Review Board (TRB)
- Final Review (FR)



#### **Table 1 –** Tasks and milestones

# **5. DEMONSTRATOR PRESENTATION**

#### **5.1 Architecture of the demonstrator**

The breadboard is based on previous research and development undertaken by CNES in the frame of the new generation of TT&C subsystems for the Myriade Evolutions program.

The transponder integrates:

- a receiver
- a transmitter
- a diplexer filter that separates the received signal and the transmitted signal
- a link between the transmitter and the receiver for the Coherency management
- a link between the transmitter and the receiver for the Ranging management

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic,<br>mechanical, photocopying or otherwise, either with the prior permission of 4000112589/14/NL/FE

**SAPHIR GSTP5**

Executive Summary **Executive Summary Executive Summary** 



The S-Band Transponder performs:

- Telemetry modulation and transmission in S-Band (2200MHz – 2290 MHz)
- Reception in S-Band (2025MHz 2110 MHz) and demodulation of the RF signal in order to provide the telecommand to the On-Board Computer
- Doppler and/or Ranging for satellite tracking position

The receiver amplifies the RF input signal, translates it to low frequency band and provides this signal to the digital signal processing unit. The digital processor demodulates the SP-L/PM signal and delivers the data/clock TeleCommand signal.

The digital signal processing unit of the transmitter codes and modulates the data/clock Telemetry input signal. The QPSK, OQPSK , SP-L/PM or PSK/PM, modulated base-band signal is then provided to the RF part. Signal can then be amplified by the power amplifier and sent to the diplexer filter.

Two independent DcDc converters, having galvanic isolation, give the power to the receiver and to the transmitter. Secondary supplies and supplies protection are managed inside the equipment.

At power-on, transmitter and receiver warms up during a few seconds and initialization takes place.

After power-on, the transmitter is in lowpower/stand-by mode, no RF signal is sent to output. Transmitter is then waiting for a command.

Receiver is waiting for an input RF signal. When a RF signal is detected at receiver input, the receiver demodulates this incoming signal. If the input RF signal disappears, then receiver returns to the waiting mode.



**Figure 2 –** Demonstrator board internal blocks

The three main components of the demonstrator board are:

- A Digital Processing Unit (FPGA)
- A RF transceiver chip
- A crystal oscillator OCXO at 32.768MHz

The coherent and ranging modes need an exchange of information between the receiver and the transmitter functions of the transponder. This exchange of information is realized through internal connections between the RX and TX functions of the FPGA.

The architecture of the FPGA – Digital Signal Processing unit  $-$  is described in the following drawing:





© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

**Syrlinks &** 

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE



# **5.2 Physical presentation of the breadboard**

The breadboard integrates all the functions on a single board, excluding the RF power amplifier.



**Figure 4 –** Breadboard

The demonstrator board is enclosed inside a metallic box.







# **5.3 Interface presentation of the demonstrator**

Interface signals are given in the following drawing.



**Figure 6 –** Interface signals

# **5.4 Functional diagram**

Transmitter works from Power-On according to a state machine diagram, as described after:



**Figure 7 –** Functional diagram of the transmitter

Receiver works from Power-On according to a state machine diagram, as described after:

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic,<br>mechanical, photocopying or otherwise, either with the prior permission of 4000112589/14/NL/FE





**Figure 8 –** Functional diagram of the receiver

# **5.5 UART protocol**

The UART protocol implemented in the breadboard is a simple protocol used to configure and monitor the breadboard. The following table gives the format of UART words.

<b>Function</b>	<b>ASCII</b>	<b>Structure of the</b> frame	<b>Response of the</b> transponder	<b>Description</b>
<b>Monitoring</b>		$<$ S>	$<$ Sxxxxxx >	with xxxxxx the monitoring data
Configuration		$<$ Cxxxxxx >	<cok> ou <cer></cer></cok>	with xxxxxx the configuration data

**Table 2 –** UART commands

# **5.6 GUI description**

A Graphical User Interface - GUI – was developed under Visual Basic to configure and monitor the Breadboard. An example of one of the available screens is shown after.

	CONTROL TWIC STATUS TWIC CAUSINTION CONSTANTS STATUS DEBUS GRAPHIC NCO GRAPHIC RSSI THS DEBUG	
<b>RX DEMODULATOR</b> <b>FPGA IF Frequency</b> 400 000 <b>ISI</b> Hz 32 <b>FPGA Bit Rate</b> ٠ kb/s × <b>FPGA</b> Indice $\overline{a}$ <b>FPGA Dectect Level</b> $-140.0$ <b>R</b> dilm	<b>RX</b> <b>INA Load</b> 55 W <b>ADC Ref Rigs Res</b> 20 aA ÷ dBm $-10$ <b>CAG Ref Power</b> <b>ADC Ref Bias Up</b> 1.000 医生物 FEIDC. n io. <b>ADC Red Bias Down</b> 15 $\overline{a}$ FE Q DC ADC Ref Cain 1.75V ¢ FF1IP2 <b>ADC Common Mode</b> <b>SGD+V</b> × FE Q IP2 <b>ADC Red Buffer</b> 15x v. <b>LO</b> Frequency 2032.000000 0 MHz <b>ADC Buffer Disable</b> <b>LPF BW</b> <b>ADC Bias Amos</b> 20 aA 0.875 Mitz ٠ ADC Bias Amps Up 100	Syrlinks & Cornect COM Port Decement <b>FPGA</b> $\mathbf{o}$ $\bf{0}$ OBC. $\Omega$
O Disable CAG B <b>Inhibit LCL</b> F <b>Inhibit Over Current</b> <b>TX MODULATOR</b>	窗 Dithering en ie. ADC Bias Amps Down 15 bitist R <b>Bits to diffuse</b> VGA2 Common Mode <b>MONV</b> <b>uA</b> ī, <b>CP Current</b> 1200 <b>VGA1 TIA Capacitor</b> n <b>IIA</b> b. CP Current Offset 120 <b>SET RX GAIN</b>	ClockAndConfig n <b>SFL Errors</b> 'n <b>RF Chip</b> n 22 TMTC 22 n <b>Coh and Ranging</b> 'n <b>Config Bits</b> $\Omega$
orr ٠ Waveform	<b>TX</b> <b>VGA1 Gain</b> 120 ÷ 2210,000000 MHz <b>LO</b> Frequency ē 0.750 VGA2 Gain n AB ٠ MHz <b>LPF BW</b> H 20 <b>LNA Gain</b> AB <b>MAX GAIN</b> VGA2 Gain R. $\overline{\mathbf{a}}$ dR <b>VIGA1 Gain</b> Only available when CAG is turned off ig. o mm mV VGA11DC	<b>CONFIGURATION</b> Terminal Char Tental
kHz $\blacksquare$ <b>FPGA PRBS</b> Gain K <sup>0</sup> 16384 Cain Q 16384 C Gain L	0.0000 R. W VGA1 Q DC <b>WRITE REG</b> Ø. Dithering en <b>ADDRESS (7bits)</b> $0x$ co ī F <b>Rits to diffier</b> bit(s) MASK (8bits) Ox co ķ. 1200 <b>CP Current</b> pA DATA (8bits) F. Ox co 120 <b>IA</b> <b>CP Current Offset</b> 限 12 m <sub>A</sub> <b>PA Bias Current</b> Only available when CAG is turned off	Manual command Load config. Save config.

**Figure 9 –** GUI – Screen example

# **6. MAIN REQUIREMENTS**

	<b>Specifications</b>
Modulation	PCM/PM/SP-L modulation index 0.5 to 1.25 rad $\pm$ 10%
Coding	No coding
Data Rate	16, 32 or 64 kbps
Locking process	Input carrier sweep
Carrier acquisition	Sweep rate < 32 kHz/s in a sweep range of $\pm 60$ kHz at $-120$ dBm input power level
Hold lock condition	Uplink carrier swept over $\pm$ 140 kHz $@32$ kHz/s and $@$ $-124$ dBm
Doppler	Doppler range $> \pm 58$ kHz and Doppler rate in the range of [-1200, 0] Hz/s
Dynamic range for carrier acquisition	$-125$ to $-50$ dBm
Frequency band	2025 to 2110 MHz
Noise Figure	$\leq$ 3 dB
Frequency Stability in temperature range	$\leq +$ 0.25 ppm
Technological losses	$\leq$ 2.5 dB

**Table 1 -** Receiver specifications



**Table 2 -** Transmitter specifications

<sup>©</sup> Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic,<br>mechanical, photocopying or otherwise, either with the prior permission of 4000112589/14/NL/FE

## **7. RANGING MANAGEMENT DESCRIPTION**

The transparent ranging channel supports ESA code in compliance with ECSS-E-ST-50-02C. Regenerative ranging is not in the scope of this study. The peak modulation index of the ranging signal is in the range 0.1 to 1.4 rad for the link Earth to Space. The peak modulation index of the ranging signal is in the range 0.01 to 0.7 rad for the link Space to Earth. The ranging signal is demodulated in the transponder, from the Earthto-Space link, and re-modulated onto the Spaceto-Earth link carrier.

An overview of the transparent ranging management implemented in the FPGA of the Demonstrator Model is given.



**Figure 10 -** Block diagram of the FPGA implementation of the ranging management

# **8. COHERENCY MANAGEMENT DESCRIPTION**

The coherency mode is used for orbital determination in compliance with ECSS-E-ST-50-02C. The frequency turnaround ratio is 240/221.



**Figure 11 -** Bloc diagram of the Coherent transponder implementation

#### **9. RF AND HARDWARE CONSIDERATIONS**

#### **9.1 RF power amplifier**

5 W is the RF output power requirement at the output of the transmitter. The following items have to be designed accordingly:

- RF power amplifier
- Isolator at output of the power amplifier
- Diplexer filter
- Power supply of the transmitter

Moreover a thermal simulation has to confirmed that each internal electronic device works at a temperature in compliance with the derating requirement as specified in ECSS.

The power amplifier is designed to cover a wide range of output powers from 0.5 W to 10 W in Sband with an efficiency as high as 75% at maximum output. The power amplifier stage works as close as possible to its 3dB compression point to achieve the best efficiency. The power amplifier remains in its Safe Operating Area (SOA) under all operating conditions as indicated in the following figure.



**Figure 12 –** Safe Operating Area of the power amplifier, determined by endurance test, versus supply voltage

The following table provides power requirements and bias condition for the power amplifier.

RF power at antenna port	5 W (37 dBm)
Required typical power at output of the power amplifier	37.9dBm
Required maximum power at output of the power amplifier	38.7dBm
Supply voltage	24V±20%

**Table 3 -** Requirements for the power amplifier

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE

## **9.2 RF diplexer**

Diplexer is dimensioned to comply with 10 W RF power, free of multipaction, plus the additional margin as required by ECSS.



**Table 4 -** Technical requirements for the diplexer unit

## **9.3 Power supply**

The main DcDc converter has to provide at least 24V to the power amplifier. Required DC power is 17 W. The architecture of the DcDc converter of the transmitter is based on the FLYBACK technique working in continuous mode. The DcDc converter works with a 200 kHz switching frequency.



**Figure 13 -** DcDc converter architecture – Highvoltage part

## **10. SIMULATION RESULTS OF THE DIGITAL PROCESSING**

### **10.1 Introduction**

Simulations focus on:

- The coherency mode
- The ranging mode
- The PSK/PM/NRZ-L modulator

#### **10.2 Coherency**

A Matlab test bench was developed in order to simulate the Coherency function performance.



**Syrlinks** 

**Figure 14 -** Synoptic of Matlab simulator

The main functions of the bench are:

- PCM/PM/SP-L waveform generator This function generates a PCM/PM/SP-L signal at 8, 16, 32, 64, 128 or 256kbits/s
- Noise generator This function generates a white noise which is added to the PCM/PM/SP-L signal
- TC receiver This function is a PCM/PM/SP-L receiver. This receiver is the model used for the development of the receiver implemented in the FPGA
- BER This function computes the BER by comparing the modulated bits to the demodulated bits
- Frequency integration This function integrates the frequency measurement over a configurable duration



- **Figure 15 –** Example - Data rate 32kbits/s – Frequency standard deviation (Hz) for several integration duration

#### **10.3 Ranging**

-

A Matlab test bench was developed in order to simulate the Ranging function performance.



**Figure 16 -** Synoptic of Matlab simulator for transparent ranging

The main functions of the bench are:

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE

<sup>©</sup> Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

- PCM/PM/SP-L waveform generator This function generates a PCM/PM/SP-L signal at 8, 16, 32, 64, 128 or 256kbits/s
- Noise generator This function generates a white noise which is added to the PCM/PM/SP-L signal
- Ranging signal generator The function generates a tone at a configured frequency with a configured modulation index<br>
TC receiver - This function
- TC receiver This function is a PCM/PM/SP-L receiver. This receiver is the model used for the development of the receiver implemented on the FPGA
- BER This function computes the BER by comparing the modulated bits to the demodulated bits
- Ranging signal computation This function is composed of a digital FIR filter and an ALC



**Figure 17 –** Example – Signal at the output of the ranging filter (Eb/N0 set to 20dB)

#### **10.4 PSK/PM modulation**

The PCM(NRZ-L)/PSK/PM modulation is implemented in order to allow simultaneous ranging and telemetry functionalities.

The PCM(NRZ-L)/PSK/PM modulation is implemented with MATLAB. The following figures show the signal at the output of the PCM(NRZ-L)/PSK/PM modulator with the following parameters :

- Data rate : 4 kbps
- Sub carrier frequency : 4\*Data rate = 16 kHz
- Modulation index  $= 1.0$



**Syrlinks &** 

**Figure 18 –** Spectrum at the output of the PSK modulator (modulation index  $= 1.0$ )

## **11. TEST OF THE DEMONSTRATOR**

#### **11.1 Laboratory tests benches**

Test benches are defined for every parameter to measure.



**Figure 19 –** Example - Bench to measure receiver performances

#### **11.2 Tests results**

#### **11.2.1 Introduction**

Results are globally in accordance with the requirements. Some examples of results are given.

#### **11.2.2 Implementation loss of the receiver**

The implementation losses are plot on the following figure:

- Blue curve: Theoretical performances
- Red curve: Measured performances
- Gray curve: Theoretical curve + 1dB of implementation loss

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE



# **Figure 20 -** Implementation loss of the receiver at (Conditions 8kbits/s - 1.0 rad)

Implementation loss of the receiver is a few 0.1 dB, compliant to the requirement that is 2.5 dB maximum.

# **11.2.3 Acquisition and tracking of the receiver**

This test checks that the receiver is able to acquire and lock onto a Continuous Wave carrier transmitted from ground. For this example, the frequency sweep range is set to +/-140 kHz, and the frequency slope is set to 32 kHz/s. Input power is set at -120 dBm. The following figure shows the value of the frequency shift in Hz measured by the receiver.



**Figure 21 -** Frequency shift in Hz measured by the receiver

# **11.2.4 Transmitter phase noise**

The phase noise at the output of the transmitter in coherent mode

The RMS error is around **1.5°**. The excess of phase noise at 100 kHz is due to the RF

transceiver chip (phase locked loop filter of the RF synthesizer).





- Red curve: Phase noise mask required in the ECSS
- Black curve: Phase noise in non-coherent mode
- Green curve: Phase noise in coherent mode without signal at the input of the receiver
- Orange curve: Phase noise in coherent mode with an input signal at -114dBm
- Blue curve: Phase noise in coherent mode with an input signal at -60dBm

There is an influence on the transmitted signal phase noise of the power of the signal applied at the input of the receiver.

# **11.2.5 Frequency stability in coherent mode - Allan variance**

This test checks the carrier frequency stability at the output of the transmitter when it operates in coherent mode. The square root of Allan variance is measured up to 10s.



**Figure 23 -** Square root of Allan variance on the transmitted signal in coherent mode

<sup>©</sup> Syrlinks 2016 - The copyright in this document is vested in Syrlinks. This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE

# **11.2.6 Group delay in ranging mode**

The measure of the variation of the group delay with a tone frequency ft of 100 kHz is given after.



**Figure 24 -** Group delay variation between 0.3\*ft and 1.7\*ft (ft=100kHz)

The group delay variation is around 10.7 ns compliant with requirement of 30 ns. The absolute value of the delay of the ranging signal from the RF input to the RF output of the breadboard is equal to 6.6 µs (this delay does not take into account the delay introduced by the power amplifier of the transmitter, nor the delay introduced by the diplexer unit).

# **11.2.7 Delay in coherent mode**

The measure of the delay in coherent mode is difficult to achieve. Anyway a test bench was built using a turn-around ratio between the transmitter and the receiver of 221/221 instead of 221/240. The result gives a delay of 4.5 µs, to be compared to the computed value of 4.3 µs.

#### **12. EUROPEAN GAN MMIC VERSUS AMERICAN MMIC**

The 5-W RF power amplifier is designed at the moment around a power amplifier (MMIC) from an American source. This power amplifier is a Gallium Nitride (GaN) component. Some investigation was done in order to identify a possible European source for this power amplifier.

United Monolithic Semiconductors (UMS), a European company proposes a similar product as the one used in the actual design.

A brief comparison between the European and American sources is made.



**Table 3 –** Comparison between European and American GaN power amplifier

The European and American devices are similar. If the European source has to be chosen, then an evaluation campaign for the component should be done according to space application.

#### **13. SRRC FILTER VERSUS BUTTERWORTH FILTER ORDER 7 IN TRANSMITTER**

The actual filtering, implemented in the digital processing unit of the transmitter section, is a Butterworth order 7 digital filter. This approximation was chosen in order to use a reasonable amount of gates/memory inside the FPGA unit, while being able to address 10 different data rates selectable in-flight.

SRRC filtering could have been used, but this kind of filter is more dedicated to only one data rate implemented in the equipment. Addressing 10 different data rates would have led to use a greater amount of gates/memory inside the FPGA unit.

Some simulation experiments were done on a similar application. The difference in performance between SSRC filter and the Butterworth filter order 7 is very slight: technological loss difference is in the order of a few 0.1 dB.

# **14. CONCLUSION OF THE GSTP STUDY**

In the frame of the GSTP5 activity, a S-Band transponder demonstrator was developed. The demonstrator project is conducted in parallel with the Myriade Evolutions and GSTP6 projects that consist in developing and manufacturing a S-Band transceiver.

Two main functions of the S-Band transponder were implemented during the GSTP5 program:

- **Coherency**
- Ranging channel

© Syrlinks 2016 - The copyright in this document is vested in Syrlinks.

This document may only be reproduced in whole or in part, or stored in a retrieval system, or transmitted in any form, or by any means electronic, mechanical, photocopying or otherwise, either with the prior permission of Syrlinks or in accordance with the terms of ESA Contract No. 4000112589/14/NL/FE

Moreover, the following functionalities were developed:

- 10 different selectable Telemetry data rates, selectable in-flight
- RF transmit power up to 5 W
- Definition of the DcDc converter that is able to provide the power for a 5-W RF output power
- Definition of the Diplexer filter that is able to provide the power for a 5-W RF output power
- Analysis of the use of a European GaN MMIC versus an American GaN MMIC
- Discussion about a SRRC filter versus Butterworth order 7 filter

The demonstrator, is a set of items: hardware board and all the associated software, digital codes and user interface. The demonstrator was developed, built and tested. The main conclusions are:

- Coherency tested successfully
- Ranging function tested successfully
- 10 different selectable Telemetry (TM) data rates tested successfully
- Validation of a 5-W RF output power
- Definition of the DcDc converter
- Definition of the Diplexer filter
- Analysis of the use of a European GaN MMIC
- Discussion about a SRRC filter

The outcome of the GSTP5 activity is very successful and SYRLINKS is now ready to propose an efficient S-Band transponder for satellite platforms.

# **ACRONYM**

BER	<b>Bit Error Rate</b>
<b>CNES</b>	Centre National d'Etudes Spatiales (French space agency)
COTS	<b>Components Off The Shelves</b>
ESA	European Space Agency
FPGA	Field Programmable Gate Array
GUI	Graphical User Interface
MMIC	Monolithic Microwave Integrated Circuit
OBC	On Board Computer
OCXO	Oven Controlled Crystal Oscillator
RF	RadioFrequency
Rx	Receiver
ТC	TeleCommand
TM	TeleMetry
TT&C	<b>Telecommand Telemetry</b>
Tx	Transmitter

<sup>©</sup> Syrlinks 2016 - The copyright in this document is vested in Syrlinks.