Nebula Public Library

The knowledge bank of ESA’s R&D programmes

Adaptable scalable mixed-signal sensor/actuator front-end for micro-C and FPGAs

Programme
TDE
Programme Reference
T701-401ED
Prime Contractor
THALES ALENIA SPACE ESPANA
Start Date
End Date
Status
Closed
Country
Spain
Objectives

The aim of this activity is to develop for instrumentation and AOCS applications a radiation tolerant adaptable mixed-signal frontend that interfaces the sensor/actuator to the digital signal processing devices like the FPGA and uC.

Description

Space mixed-signal radiation tolerant front-end performance for sensor and control for instrumentation and AOCS are limited by the supply of disparate analogue and mixed-signal components. Higher bandwidth, dynamic range, signal to noise and observability can be obtained with dedicated front-ends that are tuned to maximum sensitivity per bandwidth and dedicated calibration and tracking of the signal amplification, conditioning and conversion blocks.Previous ESA CTP developments have provided high-performance adaptable low noise and power amplifiers as well as configurable ADC and DAC for a 50kHz to 50MHz bandwidth. Some of these IP blocks have been already selected for the dedicated Earth Observation high performance converter and Scalable Sensor Data Processor for high performance ad-hoc analogue to digital signal conversion. This activity seeks to analyse the current AOCS, intrumentation and control front-ends and provide a superior performance mixed-signal front-end adaptable to the selected application domains. The front-end should interface at one side with the analogue world and on the other with the digital in the form of a uC, FPGA or processor. The activity should provide for the selected operating frequency range the adaptable mixed-signal front-end prototype to the European mixed-signal FPGA. The activity is broken down into the following objectives:(i) identify the required configurability, adaptability and scalability for sensor and actuator front-ends for instrumentation and AOCS applications(ii) develop the interconnect matrix for the available high-performance amplifiers, filters and data converters IP to realise the front-end configurability.(iii) manufacture and test a prototype front-end ASIC for the selected applications.

Application Domain
Generic Technologies
Technology Domain
1 - On-board Data Subsystems
Competence Domain
3-Avionic Systems
Keywords
1-On-board Data Systems
Initial TRL
TRL 2
Target TRL
TRL 4
Public Document